Detailed Syllabus

Lecture-wise Breakup

Subject Code	17M12EC130	Semester (specify Odd/Even)	Semester EVEN Session 2018 - 2019 Month from Jan. to June 2019						
Subject Name	Advanced Wireless Ne	etworks							
Credits	3	Contact Hours	3						
Faculty	Coordinator(s)	1. Pankaj Kumar Yadav							
(Names)	Teacher(s) (Alphabetically)	1. Pankaj Kumar Yadav							

COURSE	OUTCOMES	COGNITIVE LEVELS
CO1	To review of 2G/GSM Network: Evolution of mobile communication systems, Cellular Concept, GSM Network Architecture. Develop an understanding of the TCP/IP and Mobile telecommunication network models	Remember (Level I)
CO2	To understand the concept of Quality of services (QoS) in data networks. Evaluation wireless data networks (2G/GSM, 3G/UMTS and 3.5G HSPA) architecture in terms of QoS design parameters.	Understand (Level II)
CO3	To analyze the LTE Air Interface and LTE Core Network	Apply (Level III)
CO4	To evaluate happening between different LTE network elements with the help of various Signaling Scenarios.	(Analyze Level IV)

Module No.	Subtitle of the Module	Topics in the module	No. of Lectures for the module
1.	A review of 2G/3G Networks	Evolution of mobile communication systems. GSM: Network Architecture; Call Scenarios. Quality of services (QoS) in data networks. GPRS/EDGE networks evolutions. UMTS: Network Architecture Concept of CDMA; WCDMA Specifications; Peak data calculations for UMTS, HSDPA and HSPA+	12
2.	Overview of LTE	Evolution of LTE; High Level Architecture (LTE Nodes & Interfaces);	8
3.	LTE Air Interface	Principle for OFDM (including Concept of Orthogonality & Concept of CP (Cyclic Prefix)); Principle of SC-FDMA signal and Limitations of Single Carrier Modulation; OFDMA symbols, parameters, Subcarrier Types; Concept of flexible spectrum usage; Downlink Physical signal and channels; Uplink Physical signal and channels; Physical Layer Structure (Frame Structure, RB, Resource Grid); Duplexing and Modulation Schemes in LTE; LTE Radio Interface Protocol Stack; LTE Radio Interface LTE States	12
4.	LTE Core Network (EPC Core)	EPC Core nodes (MME, S-GW, PDN-GW, PCRF etc.); S1 interface; S1AP Protocol; NAS Procedures;	5

5.	LTE Signaling Scenarios	LTE Initial access; Random access procedure; Initial Context setup procedure; Attach/Detach procedure; Service request; Handover and Call Initiatives/ establishment	8
6	LTE-Advanced LTE -A and 5G - Basics	LTE – Advanced: COMP, CA, Relay, Heterogeneous N/w, MU-MIMO, N/w MIMO, LTE-IOT, Introduction to 5G	4
		Total number of Lectures	40

	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)							
1.	T. S. Rappaport, Wireless Communications, PHI, 2002.							
2.	Gunnar Heine, GSM Networks: Protocols, Terminology and Implementation, Artech House, 1999.							
3.	Andrea Goldsmith, Wireless Communications, Cambridge University Press, 2005							
4.	Harri Holma, Antti Toskala, LTE for UMTS: Evolution to LTE-Advanced, John Wiley and Sons, 2011							
5.	5G Technology Evolution Recommendations, 4G Americas, 2015							
6	http://www.3gpp.org/ftp/Specs/html-info/36-series.htm							

Course Co	ode	19M12EC11	1	Semester : Ev (specify Odd/		Semeste Month	2018 -2019 2019		
Course Na	ime	Adaptive Filt	ers						
Credits			3		Contact I	Hours			3
Faculty (N	lames)	Coordinato	r(s)	Dr. Vikram Ka	arwal				
		Teacher(s) (Alphabetica	ally)	Dr. Vikram Ka	arwal				
COURSE	OUTCO	OMES						COGNIT	IVE LEVELS
CO1		ourse aims to fa eir properties	miliariz	e student with n	eed of adap	otive syste	ms	Apply Lev	vel (C3)
CO2	The co	urse helps stud		study algorithms Stochastic Gradi		•	ion	Analyze I	Level (C4)
CO3	The co	urse helps stud	lents ana	alyze the perforr d mean-square e	nance of ad	laptive sys	stem	Evaluate	Level (C5)
CO4		ourse helps stuc stic systems	lent desi	gn adaptive syst	tems for rea	al time		Create Le	vel (C6)
Module No.	Title of the ModuleTopics in the Module					No. of Lectures for the module			
1.	Review and BackgroundLinear Algebra: Hermitian and Positive-Definite Matrices, Schur Complements, Cholesky Factorization, QR Decomposition, Kronecker Products, Complex-Valued Random Variables, Vector-valued Random vectors, Complex Gradients, Cauchy-Riemann Conditions					alued	5		
2.	Linear	Estimation	depend Spheri Error (Minim Estima	tion without observation cally Invariant C Criterion, Minimization of error tors, Channel E Channel Equali	s, Orthogor Gaussian Va nization by (covariance stimation, E	nality Prin ariables, M Completic matrix, O Block Data	ciple, Iean-S on-of-S ptimal a Estin	quare quares, Liner nation,	7
3.	Constrained EstimationMinimum-Variance Unbiased Estimation, Mean Estimation, Channel and Noise Estimation, Decision Feedback Equalization, Antenna Beamforming, Recursion for the state Estimator, Riccati Recursion, Measurement and Time-Update Form					8			
4.	Stochastic Gradient Principle and Application, Steepest Descent Algorithm, Algorithms Principle and Application, Steepest Descent Algorithm, Applications of Adaptive filters, Modes of convergence, Optimal Step size, Weight error vector convergence, Learning curve, contour curves of the Error surface, Iteration-Dependent Step-size, Newton's method					8			
5.	LMS A	Algorithm		aneous Approxi pation property,		-			6

	Estimation and adaptive Channel Equalization, Decision- Feedback Equalization, Ensemble –Average Learning Curves								
6.	Least-Squares problem, Properties and Projection Matrices, methods Weighted Least-Squares, Regularized Least-Squares, Weighted Regularized Least-Squares, RLS Algorithm, Regularization,								
	Total number of Lectures 40								
Eval	uation Criteria								
Com	ponents	Maximum Marks							
T1		20							
T2		20							
End	Semester Examination	35							
TA		25 (5 Assignment, 5 Quiz, 5 Class Participation, 10 Attendand	ce)						
Tota	1	100							
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)								
1.	Adaptive Filters by Ali H	Sayed							
2.	Symon Haikin Adaptive H	Filters							

				Lecture-wi	se вгеаки					
Course Co	Course Code 18M12EC1			2018-19				(M.Tech) Session January 2019 to June 2019		
Course N			otion vo	ina System Vari	100	Month	Irom J	Tanuary 201	9 to June 2019	
Course IN	Course Name ASIC Verification using System Verilog									
Credits			3		Contact I	Hours		3 per	week	
Faculty (N	Names)	Coordinato	r(s)	Mandeep Singl	h Narula					
		Teacher(s) (Alphabetica	ally)	Mandeep Singl	h Narula					
COURSE	OUTCO	OMES						COGNIT	IVE LEVELS	
CO1		the need of with the need of with the need of with the need of with the need of the need o		ion, different pł tructure.	nases of ve	erification	, and	Understa	nding (Level II)	
CO2		stand code co 1 verilog assert	•	functional cov	verage and			Analys	sis (Level IV)	
CO3		Understand the basic constructs in verilog language and coding style Analy for modeling different circuits						Analys	rsis (Level IV)	
CO4		stand the systemstructs in systems		log enhancemen log	nts over ve	rilog lang	guage	Analys	rsis (Level IV)	
CO5				environment is l ver, generator, se				Analys	sis (Level IV)	
Module No.	Title o Modu		Topics	s in the Module					No. of Lectures for the module	
1.		action to Verification	Phases of Verification, Verification Infrastructure – Stimulus Generator, Driver, Scoreboard, DUT and Monitor, Functional coverage, Code Coverage – Statement, Path, Expression, FSM Coverage, Assertions, Chip Testing –					4		
2.	Verilo	g	Expression, FSM Coverage, Assertions, Chip Testing – Boundary Scan, BIST Introduction, Verilog Module, Module Instantiation, Data Types – Reg, Wire; Verilog Operators – Arithmetic, Logical, Relational, Equality, Reduction, Bitwise; Modelling – Structural, Behavioural and Dataflow, Control Statements, Initial Block, Always Block; Function, Task, Blocking Vs.Non-Blocking, Logic synthesis, Simulation Synthesis Mismatch						10	

3.	System Verilog	Introduction, Features, Module, Data Types – 2 valued & 4 valued; Arrays, Logic Operators & their types; Fork Join Statement and their types; Random Number Generation; SV Packages; Tasks & functions; SV Parameters; SV Test Bench; Race Condition; Clocking Block	10					
4.	Test Bench & Verification Environment using System verilog	Test Bench Model, Directed Tests, Random Verification, Linear Test Bench, Linear Random Test Bench, Self- Checking Test Bench; Module Instantiation Methods; Stimulus Techniques – Using Initial Block, Always Block, Array of Vectors, & Forced Stimulus; Verification Environment Hierarchy – Stimulus Class, Driver Class, Monitor Class, Scoreboard, Checkers etc	10					
5.	System verilog Assertions & Coverage	Covergroups, coverpoints, coverage groups, coverpoinmt expressions, coverage bins, explicit bin creation, transition bins, wildcard bins, ignore bins, illegal bins, cross coverage, coverage methods, cover property, SV assertions and types	8					
		Total number of Lectures	42					
Evalu	uation Criteria							
	ponents	Maximum Marks						
T1		20						
T2		20						
End S TA	Semester Examination	35 25						
TA Tota	1	25 100						
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)							
1.	System Verilog for verifica	tion by Chris Spear, 3rd Edition, Springer						
2.	Hardware Verification with	n System Verilog (Authors: Mintz, Mike, Ekendahl, Robert), Sp	ringer					

Course Co	ourse Code17M21EC114Semester EVEN (specify Odd/Even)Semester II Sessi Month from: Janu								
Course Na	me	Advanced En	nbedded	l System					
Credits			4		Contact I	Hours		3	Ĺ
Faculty (N	ames)	Coordinato	r(s)	Dr. Gaurav Ve	rma (62)				
		Teacher(s) (Alphabetica	ally)						
COURSE	OUTCO	OMES						COGNIT	IVE LEVELS
CO1	proces	ssor and det	ailed st	fundamental tudy of comple iicrocontroller	ete archit			Apply Lev	vel (C3)
CO2	archit	ecture of th	e ARN	etailed study A-CORTEX p nicrocontrolle	processor			Understan	d Level (C2)
СО3	progr with	Experiment the basic concepts of embedded 'C' programming to program on chip and external peripherals with STM32 microcontroller around various sensors and actuators.							
CO4				oasic concept programming			ating	Understan	d Level (C2)
Module No.	Title o Modu		Topics	s in the Module					No. of Lectures for the module
1.	Archit Chip	RM7TDMI tecture & On Peripherals .PC2148) Review of ARM architecture, System Peripherals, Memory Accelerated Module (MAM), Phase Locked Loop (PLL), Power Control, APB (ARM Peripheral Bus) Divider, Wake up Timer, Brown out detection, Pin Connect Block, Interrupt System, Vectored Interrupt Controller (VIC), User Peripherals, General Purpose Input/ Output (GPIO), Timer/Counter, Pulse Width Modulation (PWM), Real Time Clock (RTC), Watch Dog Timer (WDT), ADC & DAC, On Chip Communication Interface, Universal Asynchronous Receiver Transmitter (UART), Inter Integrated Communication (I2C), Serial Peripheral Interface						12	
2.	Proces	A CORTEX sor (M3) and bller (STM32)							12

		Memory map & bus structure, External Oscillators, Clock control and Internal Oscillators.						
3.	On chip peripherals of STM32F100RB	Reset and Clock Control Group, Phase Locked Loop (PLL), APB1 and APB2 (ARM peripheral Bus) divider, GPIOs & AFIOs (General purpose input output), Timer/Counter (Basic and General Purpose), Capture and Compare mode of Timers, PWM (Pulse Width modulation), DMA (Direct Memory Access, Interfacing with sensors and actuators	10					
4.	Linux Basics & System Programming	Linux Basics, Introduction to Linux, Reasons for its popularity, Linux file system, Linux Distributions, Linux Commands, Operating System architecture and concepts, Kernel classification (Monolith kernel and Microkernel), Linux System Programming, Working with files (high & low level file handling).	8					
		Total number of Lectures	42					
Evalu	ation Criteria							
T1 T2	oonents emester Examination	Maximum Marks 20 20 35 25 (Assignments and Quiz) 100						
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)							
1.	http://www. hitex .com/fileadm	in/pdf/insiders/stm32/isg-stm32-v18d-scr.pdf.						
2.	http://www.hitex.com/fileadm	in/pdf/insiders-guides/lpc/lpc-arm-book_rev10-screen.pdf						
3.	Neil Matthew / Richard S	stones, "Beginning Linux Programming", Wrox India, 200)2.					

4. Robert Love, "Device Drivers", 1st Edition, O'Reilly, 2010.

Course Co	ode	17M21EC11	5		en	Semest	Semester : Even Semester II Semester III Semester III Semester II		
Course Na	me	Analogue Int	egrated	Circuit Design					
Credits		3			Contact H	Iours	3		
Faculty (N	ames)	Coordinato	r(s)	Dr Garima Kaj	pur				
		Teacher(s) (Alphabetica	ally)	Nil					
COURSE	OUTCO	OMES						COGNIT	IVE LEVELS
CO1	To ren circuit		derstand	prerequisite top	oics like MC	OS physic	s and	Understa	nding (Level II)
CO2	To ana it.	lyze noise and	applyin	g various feedba	ack topologi	ies remov	ving	Analyzin	g (Level IV)
СОЗ	To clas	ssify and desig	n Differ	ential Amplifier				Analyzin	g (Level IV)
CO4	To Analyze Multistage Amplifier like Opamp. Design Voltage Evaluating references						g (Level V)		
Module No.	Title o Modu		Topics	s in the Module					No. of Lectures for the module
1.	Basic I Physic Techno	s, CMOS	Device techno gain a mirrors	IV Characteris Models, Int logy, small sign and bias consic s, Cascade curr fier – CS Ampli	roduction al models, lerations; C ent mirrors	and Ov Single st Current S s; Freque	verviev age Au Sources	v of IC mplifiers - s, Current	12
2.	Noise Circui	in Analog ts	Repres Stage	Noise Characteristics, Thermal Noise, Flicker Noise, Representation of Noise in Circuits, Noise in Single Stage CS, CD, CG Amplifiers, Noise in Differential Pairs, Noise Bandwidth					
3.	Feedb	Feedback Properties of Feedback Circuits, Feedback Topologies 0 – Voltage-voltage, Current-voltage, Voltage-current, Current-current, Effect of Loading on Feedback Topologies,						06	
4.	Differential AmplifiersSingle-ended and Differential Operation, basic Differential Amplifier pair – DC, AC and Transient Analysis, Common-Mode Response04							04	
5.	Opera Ampli	tional ifier Design	with a	d –loop stabili miller compen half circuits,	sation, di	fferential	l and	common	06

		differential miller compensated opamp; Folded cascode Op-Amp design				
6.	Bandgap References	PTAT, CTAT, Bandgap References, Low power design techniques	04			
		Total number of Lectures	40			
Eval	uation Criteria					
Com	ponents	Maximum Marks				
T 1		20				
T2		20				
End	Semester Examination	35				
TA		25 (15:Att+ 10:Assign.)				
Tota	1	100				
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)					
1.	Behazd Razavi, "The D 2001	esign of Analog CMOS Integrtaed Circuits", 2 nd edition, M	cGrawHill,			
2.	Philip Allen, D. Holberg	g, "CMOS Analog Circuit Design", 2 nd Edition, Oxford,				

3. Gray, Hurst, Lewis and Meyer, "Analysis & Design of Analog ICs",4th Wiley, 2001

Course Code	17M21EC113	Semester ODD (specify Odd/Even)		Semester 2 nd Session 2018 -2019 Month from Jan to May		
Course Name	Project Based Learning-I					
Credits	2		Contact I	Hours	4	
Faculty (Names)	Coordinator(s)	Dr. Madhu Jain	1			

Teacher(s)	Dr. Garima Kapoor, Dr. Gaurav Verma, Mr. Mandeep Narula, Dr.
(Alphabetically)	Neetu Singh Ms. Ruby Beniwal, Ms. Smriti Bhatnagar

COURSE	COURSE OUTCOMES			
CO1	Demonstrate a depth of knowledge of Electronics and Microelectronics Engineering	Understanding (Level II)		
CO2	Analyze various feasible methods of solving a problem to slot a suitable solution methodology	Analyzing (Level IV)		
CO3	Demonstrate an ability to present and defend their research work to a panel of experts.	Evaluating (Level V)		
CO4	Evaluate /Validate sound conclusions based on evidence and analysis	Create (Level VI)		

Evaluation Criteria						
(i)	Each fortnightly assessment		-8%			
	(First assessment should be at the end of 3 rd					
	week from the beginning of the semester and					
	thereafter fortnightly assessment. A total of					
	six assessments giving a total percentage					
	6 x 8 = 48%)	-	48%			
(ii)	Report at the end of the semester	-	10%			
(iii)	Semester end presentation by the students	-	10%			
(iv)	Viva-voce at the end of the semester	-	16%			
(v)	Peer group evaluation (i.e. evaluation by the fellow		-	8%		
	students not belonging to the same batch)					
(vi)	Self assessment by the student concerned (can be	-	8%			
	moderated by the instructor by discussig with					
	the student concerned)					

Detailed Syllabus Lab-wise Breakup

Course Code		17M25EC112				Session 2018 -2019)	
			(specify Odd/Even) Month from jan to july 2019					
Course Name		VLSI Design and S	SI Design and Simulation Lab 2					
Credits				Contact H	lours			
Faculty (Na	ames)	Coordinator(s)	Dr. Vikram Ka	arwal				
		Teacher(s) (Alphabetically)	Dr. Vikram Ka	arwal				
COURSE	OUTCO	MES					COGNITIVE LEV	ELS
CO1	Digital	end of the lab the stu Circuits (both comb	vinational and sequ	ential circu	iits)		Remember Level I	
CO2	standa ISCAC	udent will be able to rd design netlist ISC. 2-89 for combination	AS-85 for combinal circuits.	ational circ	uits and		Understand Level I	I
CO3	genera	udent will be able to tion algorithms and poverage.				e	Apply Level III	
CO4		udent will be able to rve and hard to contr					Analyze Level IV	
CO5		t will be able to desi lity techniques for se		d full scan d	lesign for		Evaluate Level V	
CO6	At the	end of the lab the stu r Graphics tool and s	ident will be able		e layout i	n	Create Level VI	
Module No.	Title	of the Module		List of	Experim	ents		CO
1.	Exp.	1	Getting familiariz		ynopsys Tools: Design Compiler, Max.		CO1	
2.	Exp.		Write netlist of a	given con	nbinationa		uit using ISCAS-85 G algorithm to find	CO1
3.	Exp.		Write netlist of a				ng ISCAS-89 format verage using ATPG	CO2
4. Exp.4 To implement Roth's D-algorithm, generation algorithm in 'C/Python' p generate test vectors for stuck-at fault Netlist prepared in Exp.2 and find fault			program s in a	mming language to given circuit (Input	CO3			
5.	Exp.5 To implement Path Oriented Decision Making (PODEM) algorithm in 'C/Python' programming language and generate test vectors for stuck-at faults in a given circuit.(Use netlist prepared in exp. 2)			CO3				
6.	Even (CO4				
7.	Exp.		Design for Testab for the sequential	ility (DFT)	, to imple	ment p	artial scan design	CO5

8.	Exp.8	Design for Testability (DFT), to implement full scan design Design for Testability (DFT) for the sequential circuit designed in Exp 3 using primetime	CO5			
9.	Exp.9 To design the layout of the Invertor using the Mentor Graphic tool.					
10.	Exp.10	Study the DC and Transient Analysis of Inverter and Design rules for the invertor circuit designed in Exp. 9.	CO6			
Evalu	ation Criteria					
Viva		ximum Marks				
Total	10	00				
	•	uthor(s), Title, Edition, Publisher, Year of Publication etc. (Text books Websites etc. in the IEEE format)	5,			
1.	Essentials of Electronic Test Aggarwal, Springer	ing for Digital, Memory and Mixed-Signal VLSI Circuits, Bushne	11			
	Digital Systems Testing and Testable Design, Miron Abramovici, Melvin Breuer, Arthur Friedman					

2.	
2.	Mentor Graphics, IC Station and Design Architect tutorial

Detailed Syllabus

Lecture-wise Breakup						
Course Code	19M13HS111	Semester: Even		Semester: II Session: 2018 -2019		
		(specify Odd/E	Even)	Month f	from: Jan-June	
Course Name	English For Researc	rch Paper Writing				
Credits	2 (2-0-0)		Contact H	Iours	2	
Faculty (Names)	Coordinator(s)	Dr Monali Bhattacharya				
	Teacher(s) (Alphabetically)	Dr Monali Bhattacharya				

COURSI	EOUTCOMES	COGNITIVE LEVELS
CO1	To understand the aspects of grammar and language needed to write a paper.	Understand Level (C2)
CO2	To have improved Writing Skills with proper grammar usage	Apply level (C3)
CO3	To have knowledge of what to write in each section of a paper after careful analysis of Literature Review	Analyze Level (C4)
CO4	To be adept in skills needed to write a title, abstract and introduction, methods, discussion, results and conclusion	Evaluate Level (C5)
CO5	To be capable of drafting a refined research paper after editing and proofreading	Create Level (C6)

Module	Title of the	Topics in the Module	No. of
No.	Module		Lectures for
			the module
1.	Grammar & Usage	Structure of English Language	6
		Voice &Tense	
		SVOCA	
		Sense & Sense Relations in English	
		Enhancing Vocabulary	
		Connotation, Denotation & Collocation	
2.	Elements of Paper	Planning & Preparation	6
	Writing	Word Order	
		Breaking Long Sentences	
		Structuring Paragraphs	
		Being Concise and Removing Redundancy	
3.	Paraphrasing &	Highlighting Your Findings	4

	Writing	Paraphrasing and Plagiarism	
	-	Sections of a Paper	
		Abstracts; Introduction	
4.	Process of Writing	Review of Literature	4
		Methods	
		Results	
		Discussion	
		Conclusion	
5.	Key Skills Needed	Key skills needed when writing a Title	4
		Key skills needed when Writing an Abstract	
		Key skills needed when writing an Introduction	
		Key skills needed when writing a Review of the Literature	
		Key skills needed when writing Methods & Results	
		Key skills needed when writing Discussion & Conclusion	
6.	Refining the Paper	Incorporating useful phrases	4
		Editing	
		Proofreading	
		References	
		Annexures	
		Ensuring good quality in submission	
Total num	ber of Lectures		28
Evaluation	n Criteria		
Componer		Maximum Marks	
Mid Term Examination		30	
	ter Examination	$\frac{40}{20} \left(\Lambda_{aci} = 1 \right)$	
TA Total		30 (Assignments) 100	
IUIAI		100	

Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books,	
Reference Books, Journals, Reports, Websites etc. in the IEEE format)	
1.	Goldbort R. 'Writing for Science', Yale University Press (available on Google Books), 2006
2.	Day R. 'How to Write and Publish a Scientific Paper', Cambridge University Press, 2006
3.	Adrian Wallwork. 'English for Writing Research Papers', Springer, New York, Dordrecht
	Heidelberg, London, 2011
4.	Yadugari M.A. ' Making Sense of English: A Textbook of Sounds, Words & Grammar' Viva Books
	Private Limited, New Delhi, 2013, Revised Edition
5.	Strauss, Jane. 'The Blue Book of Grammar and Punctuation, Josseybass, Wiley, San Francisco, 1999.