# <u>Detailed Syllabus</u> Lecture-wise Breakup

Course Code	19M12EC111	Semester : Eve (specify Odd/E	en 2020 E <b>ven)</b>	Semeste Month f	er IInd from Ja	Session n – May	2019 -2020 2020
Course Name	Adaptive Filters						
Credits	3		Contact H	Iours			3
Faculty (Names)	Coordinator(s)	Dr. Vikram Kar	wal				

Faculty (Names)	Coordinator(s)	Dr. Vikram Karwal
	Teacher(s) (Alphabetically)	Dr. Vikram Karwal

COURSE OUTCOMES		COGNITIVE LEVELS
C152.1	The course aims to familiarize student with need of adaptive systems and their properties	Understanding Level (C2)
C152.2	The course helps students to study algorithms useful for optimization of adaptive systems such as Stochastic Gradient Algorithms	Analyzing Level (C4)
C152.3	The course helps students evaluate the performance of adaptive system such as convergence rates and mean-square error criterion	Evaluating Level (C5)
C152.4	The course helps student design adaptive systems for real time stochastic systems	Applying Level (C3)

Module No.	Title of the Module	Topics in the Module	No. of Lectures for the module
1.	Review and Background Material	Linear Algebra: Hermitian and Positive-Definite Matrices, Schur Complements, Cholesky Factorization, QR Decomposition, Kronecker Products, Complex-Valued Random Variables, Vector-valued Random vectors, Complex Gradients, Cauchy-Riemann Conditions	5
2.	Linear Estimation	Estimation without observations, Estimation given dependent observations, Orthogonality Principle, Spherically Invariant Gaussian Variables, Mean-Square Error Criterion, Minimization by Completion-of-Squares, Minimization of error covariance matrix, Optimal Liner Estimators, Channel Estimation, Block Data Estimation, Linear Channel Equalization, Multiple-Antenna Receivers	7
3.	Constrained Estimation	Minimum-Variance Unbiased Estimation, Mean Estimation, Channel and Noise Estimation, Decision Feedback Equalization, Antenna Beamforming, Recursion for the state Estimator, Riccati Recursion, Measurement and Time- Update Form	8
4.	Stochastic Gradient Algorithms	Principle and Application, Steepest Descent Algorithm, Applications of Adaptive filters, Modes of convergence, Optimal Step size, Weight error vector convergence, Learning curve, contour curves of the Error surface, Iteration-Dependent Step-size, Newton's method	8

5.	LMS Algorithm	Instantaneous Approximation, Computational cost, Least- perturbation property, Applications: Adaptive Channel Estimation and adaptive Channel Equalization, Decision- Feedback Equalization, Ensemble –Average Learning Curves	6	
6.	Least-Squares methods	Least-Squares Problem, Properties and Projection Matrices, Weighted Least-Squares, Regularized Least-Squares, Weighted Regularized Least-Squares, RLS Algorithm, Regularization,	6	
		Total number of Lectures	40	
Evaluatio	n Criteria			
Compone	nts	Maximum Marks		
T1		20		
T2		20		
End Semester Examination		35		
TA		25 (5 Assignment, 5 Quiz, 5 Class Participation, 10 Attendance)		
Total		100		
<u> </u>				

**Recommended Reading material:** Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)

1. Adaptive Filters by Ali H Sayed

2. Symon Haikin Adaptive Filters

# Detailed Syllabus <u>Lecture-wise Breakup</u>

Subject Code	18M12EC111	Semester: EVEN	Semester : II Session 2020 Month from : January to May	
Subject Name		ASIC Verification using System Verilog		
Credits	3	Contact Hours	3-0-0	

Faculty	Coordinator(s)	<ol> <li>Dr. Shruti Kalra</li> <li>2.</li> </ol>		
(Names)	Teacher(s)			
COURSE (	DUTCOMES		<b>COGNITIVE LEVELS</b>	
C151.1	Recall the basics and need of ASIC verification		Remembering Level (C1)	
C151.2	Understand the concepts of verilog and system verilog		Understanding Level (C2)	
C151.3	Applying system verilog to code, simulate and verify the system		Applying Level (C3)	
C151.4	Analyze the verification environment to build and verify DUT through testbenches.		Analyzing Level (C4)	

Module No.	Title of the Module	Topics in the Module	No. of Lectures for the module
1.	Introduction	ASIC Design Flow, Validation vs. Verification, Verification Model, Hardware Verification Languages, Phases of Verification, Verification Infrastructure – Stimulus Generator, Driver, Scoreboard, DUT and Monitor, Functional coverage, Code Coverage – Statement, Path, Expression, FSM Coverage, Assertions, Chip Testing – Boundary Scan, BIST	3
2.	Verilog	Introduction, Verilog Module, Module Instantiation, Data Types – Reg, Wire; Verilog Operators – Arithmetic, Logical, Relational, Equality, Reduction, Bitwise; Modelling – Structural, Behavioural and Dataflow, Control Statements, Initial Block, Always Block; Function, Task, Blocking Vs.Non-Blocking, Logic synthesis, Simulation Synthesis Mismatch	11
3.	System Verilog	Introduction, Features, Module, Data Types – 2 valued & 4 valued; Arrays, Logic Operators & their types; Fork Join Statement and their types; Random Number Generation; SV Packages; Tasks & functions; SV Parameters; SV Test Bench; Race Condition; Clocking Block	10
4.	Test Bench & Verification Environment using System verilog	Test Bench Model, Directed Tests, Random Verification, Linear Test Bench, Linear Random Test Bench, Self- Checking Test Bench; Module Instantiation Methods; Stimulus Techniques – Using Initial Block, Always Block, Array of Vectors, & Forced Stimulus; Verification Environment Hierarchy – Stimulus Class, Driver Class,	14

		Monitor Class, Scoreboard, Checkers etc	
5	System verilog Assertions & Coverage	Covergroups, coverpoints, coverage groups, coverpoinmt expressions, coverage bins, explicit bin creation, transition bins, wildcard bins, ignore bins, illegal bins, cross coverage, coverage methods, cover property, SV assertions and types	4
		Total number of Lectures	42
Evaluati	on Criteria		
Compon	ents	Maximum Marks	
T1		20	
T2		20	
End Semester Examination		35	
ТА		25	
Total		100	

<b>Recommended Reading material:</b> Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)			
1.	System Verilog for verification by Chris Spear, 3rd Edition, Springer, 2008		
2.	Mintz, Mike, and Robert Ekendahl. Hardware Verification with System Verilog: An Object-Oriented Framework. Vol. 230. Springer Science & Business Media, 2007.		
3.	Simkov, Marcela. Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification. LAP Lambert Academic Publishing, 2011.		

#### <u>Detailed Syllabus</u> Lecture-wise Breakup

Subject Code	17M21EC115	Semester Even	Semester II Session 2019-20 Month from January to May
Subject Name	Analogue Integrated Circuit Design		
Credits	3	Contact Hours	3

Faculty (Names)	Coordinator(s)	Dr. Saurabh Chaturvedi
	Teacher(s) (Alphabetically)	Dr. Saurabh Chaturvedi

COURSE	<b>OUTCOMES</b> - At the end of the course, students will be able to	COGNITIVE LEVELS
C115.1	Relate and recall the MOS device physics	Remembering Level (C1)
C115.2	Understand the concepts of single-stage amplifiers, differential amplifiers and current mirrors	Understanding Level (C2)
C115.3	-Apply the phenomenon of noise and its effects on analogue circuits -Apply various feedback topologies in analogue circuits	Applying Level (C3)
C115.4	Analyze the multistage CMOS amplifiers (op amps) and voltage references	Analyzing Level (C4)

Module No.	Title of the Module	Topics in the Module	No. of Lectures
1.	Basic MOS device physics	MOSFET structures and symbols, MOSFET I-V characteristics, Second-order effects, Device models	6
2.	Single-stage amplifiers	Basic concepts, Small-signal model, Common- source stage, Source follower, Common-gate stage, Cascode stage, Frequency response of amplifiers	6
3.	Differential amplifiers	Single-ended and differential operations, Basic differential pair, Common-mode response	5
4.	Current mirrors	Basic current mirrors, Cascode current mirrors, Active current mirrors	5
5.	Noise in analogue circuits	Noise characteristics and spectrum, Types of noise, Representation of noise in circuits, Noise bandwidth	6
6.	Feedback	Properties of feedback circuits, Feedback topologies, Effect of loading	5
7.	Operational amplifiers	Performance parameters, One-stage op amps, Two- stage op amps, Gain boosting, Slew rate	5
8.	Bandgap references	$\begin{array}{llllllllllllllllllllllllllllllllllll$	4

		Total Number of Lectures	42
Evaluation Criteria			
Components	Maximum Marks		
T1	20		
T2	20		
End Semester Examination	35		
ТА	25		
Total	100		

<b>Recommended Reading Material:</b>	
--------------------------------------	--

1.	B. Razavi, Design of analog CMOS integrated circuits, 2nd ed., McGraw-Hill Education, 2017.
2.	P. E. Allen and D. R. Holberg, CMOS analog circuit design, 3rd ed., Oxford University Press, 2015.
3.	P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and design of analog integrated circuits, 5th ed., John Wiley & Sons, 2014.

# **Detailed Syllabus** Lecture-wise Breakup

Subject Code	17M21EC113	Semester Even		Semester 2 <sup>nd</sup> & 9 <sup>th</sup> Session 2019-20		
				Month from Jan 20 to Jun 20		
Subject Name	Project Based Learning	- I				
Credits	2	Contact Hours		2		
	•	•				
Faculty (Name	s) Coordinator(s)	Dr. Gaurav Verm	a			
	Teacher(s) (Alphabetically)	NA				

COURSE	OUTCOMES	COGNITIVE LEVELS
	Summarize the contemporary scholarly literature, activities, and	Understanding
	explored tools/ techniques/software/hardware for hands-on in the	(Level II)
C190.1	respective project area in various domain of Embedded Systems,	
	Signal Processing, VLSI, Communication, Artificial Intelligence	
	and Machine Learning/Deep Learning etc.	
~ ~ ~ ~	Analyze/ Design the skill for obtaining the optimum solution to	Analysing
C190.2	the formulated problem with in stipulated time	(Level IV)
C100 3	Use latest techniques and software tools for achieving the	Evaluating
C190.5	defined objectives.	(Level V)
~	Evaluate /Validate sound conclusions based on evidence and	Evaluating
C190.4	analysis.	(Level V)

Evaluation Criteria	
Components	Maximum Marks
Mid Sem Evaluation	40
Final Evaluation	40
Report	20
Total	100

### <u>Detailed Syllabus</u> Lecture-wise Breakup

Course Code		17M21EC114		Semester EVEN (specify Odd/Even)		Semester II (M.Tech.) & VIII (IN Session 2019 -2020 Month from: January to June			VIII (INTG.) une
Course Name		Advanced Embedded Systems							
Credits			4		Contact I	Hours		31	
Faculty (N	ames)	Coordinato	r(s)	Dr. Gaurav Ver	rma (62)				
		Teacher(s) (Alphabetica	ally)						
COURSE	OUTCO	OMES						COGNIT	IVE LEVELS
C114.1	Under proces ARM	rstanding of ssor and deta 7 based LPC	f the ailed st 2148 m	fundamental tudy of comple nicrocontroller	concepts ete archit	s of Al ecture of	RM7 f the	Level (C3)	)
C114.2	Under archit (ARM	rstanding a ecture of th I-CORTEX	and d a ARM based n	etailed study A-CORTEX p nicrocontrolle	y of th processor r).	e comj and ST	plete M32	Level (C2)	)
C114.3	<b>Experiment</b> the basic concepts of embedded 'C' programming to program on chip and external peripherals with STM32 microcontroller around various sensors and actuators.						)		
C114.4	Under systen	Understanding of the basic concept of Linux Operating system and Linux system programming using 'C'							
Module No.	Title o Modu	Title of the     Topics in the Module       Module     Image: Comparison of the module						No. of Lectures for the module	
1.	AR Archit Chip (L	ARM7TDMI Architecture & On Chip Peripherals (LPC2148)Review of ARM architecture, System Peripherals, Memory Accelerated Module (MAM), Phase Locked Loop (PLL), Power Control, APB (ARM Peripheral Bus) Divider, Wake up Timer, Brown out detection, Pin Connect Block, Interrupt System, Vectored Interrupt Controller (VIC), User Peripherals, General Purpose Input/ Output (GPIO), Timer/Counter, Pulse Width Modulation (PWM), Real Time Clock (RTC), Watch Dog Timer (WDT), ADC & DAC, On Chip Communication Interface, Universal Asynchronous Receiver Transmitter (UART), Inter Integrated Communication (I2C), Serial Peripheral Interface (SPI).				, Memory op (PLL), der, Wake ect Block, VIC), User t (GPIO), VM), Real C & DAC, Universal T), Inter l Interface	12		
2.	ARM Proces Contro	(SPI).ARM CORTEX Processor (M3) and Controller (STM32)ARM Architectural Revision, Cortex Processor And Cortex CPU, Cortex CPU Pipeline, Programmer's Model CPU Operating Modes, Thumb-2 Instruction Set, Memory Map, Unaligned Memory Accesses, Bit Banding Cortex Processor Busses, Bus Matrix, System Timer, Interrupt Handling, Nested Vector Interrupt Controller, STM32 Family, Package Types & Portfolio, Features of STM32F100RB, STM32 Arebitecture pipeline, Programmer Consideration					12		

		Memory map & bus structure, External Oscillators, Clock control and Internal Oscillators.					
3.	3. On chip peripherals of STM32F100RB Reset and Clock Control Group, Phase Locked Loop (PLL), APB1 and APB2 (ARM peripheral Bus ) divider, GPIOs & AFIOs (General purpose input output), Timer/Counter (Basic and General Purpose), Capture and Compare mode of Timers, PWM (Pulse Width modulation), DMA (Direct Memory Access, Interfacing with sensors and actuators						
4.	Linux Basics & System Programming	Linux Basics, Introduction to Linux, Reasons for its popularity, Linux file system, Linux Distributions, Linux Commands, Operating System architecture and concepts, Kernel classification (Monolith kernel and Microkernel), Linux System Programming, Working with files (high & low level file handling).	8				
		Total number of Lectures	42				
Evaluation Criteria							
Eval	uation Criteria						
Eval Com	uation Criteria ponents	Maximum Marks					
Eval Com T1 T2	uation Criteria ponents	Maximum Marks 20 20					
Eval Com T1 T2 End S	uation Criteria ponents Semester Examination	Maximum Marks 20 20 35					
Evalue Com T1 T2 End S TA	uation Criteria ponents Semester Examination	Maximum Marks 20 20 35 25 (Assignments and Quiz)					
Eval Com T1 T2 End S TA TA Tota	uation Criteria ponents Semester Examination	Maximum Marks 20 20 35 25 (Assignments and Quiz) 100					
Evalt Com T1 T2 End S TA Tota Reco Refer	uation Criteria ponents Semester Examination I mmended Reading materia rence Books, Journals, Repo	Maximum Marks 20 20 35 25 (Assignments and Quiz) 100 al: Author(s), Title, Edition, Publisher, Year of Publication etc. rts, Websites etc. in the IEEE format)	( Text books,				
Eval Com T1 T2 End S TA Tota Reco Refer 1.	uation Criteria ponents Semester Examination I mmended Reading materia rence Books, Journals, Repo http://www.hitex.com/fileadm	Maximum Marks 20 20 35 25 (Assignments and Quiz) 100 al: Author(s), Title, Edition, Publisher, Year of Publication etc. rts, Websites etc. in the IEEE format) hin/pdf/insiders/stm32/isg-stm32-v18d-scr.pdf.	( Text books,				
Eval Com T1 T2 End S TA Tota Reco Refer 1. 2.	uation Criteria ponents Semester Examination I mmended Reading materia rence Books, Journals, Repo http://www.hitex.com/fileadm http://www.hitex.com/fileadm	Maximum Marks 20 20 35 25 (Assignments and Quiz) 100 al: Author(s), Title, Edition, Publisher, Year of Publication etc. rts, Websites etc. in the IEEE format) hin/pdf/insiders/stm32/isg-stm32-v18d-scr.pdf. in/pdf/insiders-guides/lpc/lpc-arm-book_rev10-screen.pdf	( Text books,				

**4.** Robert Love, "Device Drivers", 1<sup>st</sup> Edition, O'Reilly, 2010.

# Detailed Syllabus Lab-wise Breakup

Course Code		17M25EC112	Semester: EvenSemester: 2nd(specify Odd/Even)Month from: Jac		Session 2019-20 anuary to June		
Course Name		VLSI Design & Simulation Lab					
Credits		2		<b>Contact Hours</b> 6		6	
Faculty (Na	ames)	Coordinator(s)	Dr. Akansha B	ansal			
		Teacher(s) (Alphabetically)	Dr. Akansha B	ansal, Dr. S	hruti Kal	ra	
COURSE (	OUTCO	<b>DMES</b> - At the end of	the course, stude	ents will be a	able to:		<b>COGNITIVE LEVELS</b>
C173.1	Familia	arize with the VLSI CA	AD tools				Understanding Level (C2)
C173.2	Structu	re creation & Visualiz	ation of VLSI de	evices and s	ystems		Applying Level (C3)
C173.3	Charac	eterize and validation o	f VLSI devices a	and systems			Applying Level (C3)
Module No.		Lis	t of Experiment	ts			CO
1.	Introc Senta	luction to Structure urus TCAD	creation tools	(SDE &	SPROC	ESS)	C173.1
2.	Introc visua	Introduction to structure characterization (SDEVICE) and Structure visualization (SVISUAL) Tool					C173.1
3.	PN ju	PN junction diode structure creation using GUI SDE					C173.2
4.	PN ju	nction diode structure	characterization	using SDE	VICE		C173.3
5.	MOS	MOS capacitor creation using GUI SDE					C173.2
6.	MOS	capacitor characteriza	tion using SDEV	/ICE			C173.3
7.	MOS	FET creation using GU	JI SDE				C173.2
8.	MOS	FET characterization u	sing SDEVICE				C173.3
9.	PN chara	junction diode structure structure diversion diversion structure s	icture creation	using S	PROCES	SS &	C173.2
10.	Varia chara	tion of various para	ameters of MC	OSFET and	l plot t	he IV	C173.3
11.	Write	e a Verilog descriptio	on code for 2*4	Decoder			C173.1
12.	Write	Write the Verilog description code of 4*1 MUX using case					C173.1
12	state	statement.					C172 1
13.	Write	e the Verilog descrip	tion code for JE	$\frac{1}{1}$ + f -11 - 1	) <b>.</b> 1		C1/3.1
14.	Write	e the Verilog descrip	tion code of 4-	bit full add	ier.		C173.1
15.	W TIL	for acquarge detects	for accurate	$\frac{1}{0011}$	alor.		C1/3.1
10.		description for Ex11	aubtrootor usin	0011	Idacian		C173.2
17.		description for 4 hit	hingmy to grave	g su uctura	ortor		C173.2
10.	HDL	description for 1 hit	comparator us	ing Data fl	ow desig	m	C173.2

20.	HDL description for 4 bit Parity checker using behavioural	C173.2
	design	
21.	Structure model for full adder using two half adders	C173.2
22.	HDL code for BCD to excess-3 code converter	C173.2
23.	HDL code for 4-bit binary multiplier.	C173.3
24.	HDL code for 4-bit magnitude comparator	C173.3
25,	HDL code for universal shift register	C173.3

Recommended Reading material:	
1.	Sentaurus SDE, SDEVICE, SPROCESS, SVISUAL user manuals
2.	Sentaurus TCAD tutorials
3.	http://www.micro.deis.unibo.it/~rudan/MATERIALE_DIDATTICO/diapositive/TCAD/01_TCAD_labo ratory_Introduction_GBB_20150225.pdf