Have a Question about JIIT?
Chat with VIDYA
searchImportant Announcements:
Another Opportunity : Open House (Parent Interaction) on 13th June 2026.Register NowCareer OpeningsApplyNext Round of 10+2 Marks Based Counselling Scheduled for 24 June 2026 for Applications Upto 19th JuneApplyNext Round of JEE (AIR) Based Counselling Scheduled for 18 June 2026 for Applications upto 14 June.Apply
Academic Experts
Dr. Garima Kapur

Biography

Dr. Garima Kapur is an Associate Professor in the Department of Electronics and Communication Engineering at Jaypee Institute of Information Technology (JIIT), Noida, with over 12 years of experience in teaching, research, and academic leadership. She holds a Ph.D. in Analog Integrated Circuit Designing from Dayalbagh Educational Institute, an M.Tech with 9.3 CGPA in VLSI and Embedded system Design from Maulana Azad National Institute of Technology, Bhopal, and a B.Tech in Electronics and Communication Engineering from Rajasthan University. 

Dr. Kapur has published more than 35 research papers in reputed indexed journals, book chapters and international conferences. She has been awarded with Outstanding Woman Researcher in Analog IC Design award from Venus International Foundation. Dr Kapur has been awarded with a Patent Grant title, “A TUNABLE ACTIVE INDUCTOR USING ON-CHIP BIAS VOLTAGES”. Her research areas include Analog Integrated Circuits Designing specialization in neuromorphic circuit designing, RFIC designing, and Biosensor circuit designs. 

She being Institute Innovation Ambassador and Internship coordinator, conducts industrial field visits, startup talks and innovation hackathons for students every quarter. She being Departmental Quality Accreditation Committee in charge in the department for a decade, played key role in every year departmental audits, suggesting measures to improve the departmental progress. A dedicated mentor, Dr. Kapur has supervised Ph.D. and M.Tech students and organized many workshops and faculty development programs. 

She was the member coordinator in developing advanced facilities like VLSI Fabrication and Characterization Lab. She teaches VLSI, Analog/digital circuit design, and developed subjects like Low power CMOS circuits, Neuromorphic circuits. 

Research Highlights

Dr Kapur has completed her PhD with title: Design of on-chip programmable, tunable, adaptable analog circuits designs using floating gate transistors and during her PhD she got opportunity to fabricated her designs through MOSIS fab service, USA under supervision of Prof Pamela Abshire, University of Maryland, Baltimore.

She also got opportunity to work a month in ICL lab GeorgiaTech, implemented designs on a FPAA board under supervision of Prof Jennifer Hasler. Dr Kapur also characterized and verified the fabricated designs. She has presented her work in several IEEE conferences. Received a grant of Rs 1,10,000 from DST as International Travel grant. She received SRF from CSIR. She Won Best paper award in IEEE student conference in 2013. Received a patent grant of a design fabricated and characterized. 

Guided a PhD title: Design of Floating Gate-Based Circuits Emulating neural features. The work contributed self-adaptable, decision making, on chip programming integrated circuits using floating gate technology which can emulate features of the human brain. The future goal is to design a Neuromorphic circuit chip using floating gate synapse. 

Ongoing PhD: 1. Design of on-chip Tunable RFIC Designs: Published several publications, using granted patent on tunable active inductor several RF designs has been designed and presented. Her objective is to design 6G compatible RFIC circuits for transceiver. 

2. Design of Bio Sensor for detecting micro RNA. Her objective is to Design a fully Integra table CMOS based biosensor chip using CMOS circuits for detection and verification and fabricated biosensor chip on Si. 

Areas of Interest
  • Neuromorphic Circuit Designing
  • RFIC Circuit Designs
  • CMOS based biosensor chip
  • Biosensing Material Fabrication
  • Smart Innovation Startup Projects
  • Wireless Controller Using Brain Signals
Patent
  • Patent Title: A TUNABLE ACTIVE INDUCTOR USING ON-CHIP BIAS VOLTAGES
  • Granting ID: 202211058993 dated 15.10.2022.
  • Specification: Design patent presents invention generally relates to a single port grounded Tunable Active Inductor (TAI), capable of tuning a self-resonating frequency, an inductance, and a Q factor. More particularly, the present invention relates to an active inductor with a high-quality factor and a wide operating GHz range of frequency, available for various radio frequency (RF) devices and can be programmed after fabrication with the help of three bias voltages.