Spot Admission Open for few vacancies in BTech-ECE (Sector-128), Integrated MTech-ECE and Integrated MTech-Biotechnology (Sector-62).            JEE AIR / 10+2 Based Admission-Upgradation-8 (26 Nov 2021). Please check webportal.                                                                The Website of "SAI ADVANCE COVID CARE CENTRE” at JIIT Campus, Sector-128, Wish Town Noida. ; a collaborative effort between JIIT Noida & Jaypee Hospital for welfare of society during pandemic is now live.

Jaypee Institute of Information Technology, Noida
  • Home
  • Dr. Garima Kapur
Assistant Professor (Senior Grade)


  • PhD, Title: “Applications of Floating gate Transistor in designing Field programmable, tunable and Adaptable  Analog ICs” Dayalbagh Educational Institute, Dayalbagh, Agra
  • M.Tech, VLSI & Embedded System Design, Maulana Azad National Institute of Technology, Bhopal with 91.6 CGPA.
  • B.Tech, Electronics & Communication Engineering, Institute of Engineering and Technology, Alwar.

Research Idea:

  • Area of interest is to explore self adaption capability in CMOS based bio-inspired analog circuits which can be used to emulate biological system, for example AWTA, an adaptive winner takes all CMOS circuit can emulate features of visual brain. Bio-inspired analog circuits have high credential in the field of neuromorphic research and such electronic circuits can explain the various non-descriptive brain functioning and can improve artificial intelligence.
  • RF Microelectronics: Designing RFIC circuits for 5G network at 45nm technology. Working associatively with research team at Cadence, Noida.


  • Worked as Asst. Prof (sanctioned post), ECE Dept., National Institute of Technology Meghalaya, Shillong (Feb 2013- 31 April 2014)
  • Worked as Asst. Prof, School of Electrical, Electronics & Communication, Galgotias University, Greater Noida (1 May 2014 – 31 August 2015)



  • GKapur, S. Mittal, CMMarkan, VPPyara, “Design of field programmable CMOS Operational Transresistance Amplifier circuit using floating gate transistors” SAP journal on Microelectronic & solid state systems, Vol 2, Issue. 2, pp.11-23, April 2013.
  • G. Kapur, S. Mittal, C. M. Markan, V. P. Pyara, Design of Analog Field Programmable CMOS Current Conveyor, Science Journal of Circuits, Systems and Signal Processing. Vol. 1, No. 1, 2012, pp. 9-21.
  • GKapur, CMMarkan, VPPyara, “Design of high precision wide ranged analog clock generator with field programmability using floating-gate transistors” International Journal on VLSI and communication system, AIRCC, pg.49-65, vol.1, No. 3, Sept. 2010, ISSN: 0976-1357.

International Conference:

  • G Kapur, S. Mittal, CMMarkan, VPPyara, “Analog Field Programmable CMOS Operational Transconductance Amplifier (OTA)”, proceedings of IEEE conference, ICETASC 2013, St. Anthony College, pp.172-177, 13-15th Sept, 2013.G Kapur, S. Mittal, CMMarkan, VPPyara, “Analog Field-Programmable CMOS Operational transresistance amplifier (OTRA)”, proceedings of IEEE student conference SCES 2013, MNNIT, Allahabad, pp.1-6, (won best paper award), 12th -14th April, 2013.
  • G.Kapur, H.Mohan, V.Saxsena, C.MMarkan, “Design of a Bio-inspired CMOS circuit realizing features of Binocular rivalry between left and right eye”, proceeding of IEEE International multi conference on Automation, computing, control, communication & compressed sensing, iMAC2013, Kerela, pp.774-779, 22-23 March 2013.
  • G.Kapur, S.Mittal, C.M.Markan, V.P.Pyara, “Analog Field Programmable CMOS Current Conveyor”, proceedings of IEEE student conference SCES 2012, MNNIT, Allahabad, pp-1-6, 16th -18th March, 2012.
  • G.Kapur, C.M.Markan, V.P.Pyara, “On-chip Tunable Wide Ranged Multiple Output Voltage Reference”, Proceeding of IEEE Southeast 2012, Orlando, Florida, pp. 1-4, 15th -18th March 2012.
  • G. Kapur, S. Mittal, C.M.Markan, V.P.Pyara, “A Unique Design Methodology to generate reconfigurable Analog ICs with simplified Design Cycle.” Proceeding of an International Workshop for Unique Chips and systems, in conjunction with IEEE HPCA-2012, pp.28-33, New Orleans, Louisiana, USA, pp. 28-33, 25-29th Feb, 2012.
  • G.Kapur, C.M.Markan, “Design Methodology for Analog Circuit Designs using Proposed Field Programmable Basic Analog Building Blocks”, proceedings of IEEE (CAS) conference Field Programmable Technology, FPT’11, IIT Delhi, pp. 1-4, 12th to 14th Dec, 2011.
  • GKapur, KBhola, CMMarkan “Design to introduce field programmable fine tunability in active inductors” proceeding of IEEE conference ISVLSI (IEEE-CAS), Chennai, pg.329-330, July 2011.
  • GKapur, CMMarkan, “Design of analog field programmable RC oscillator using floating-gate pFET” NASA/ ESA Conference on Adaptive and Hardware Systems2010, IEEE Circuits and Systems Society (IEEE-CAS), pg. 358-363, 15-18, June 2010.

National Conferences:

  • GKapur, CMMarkan, “Design of a Field Programmable Square Wave Generator using Very Fine Trim Able Floating-gate Transistor Resistor”, proceeding of CONIAPS-XIII, pp. 295, University of Petroleum and Energy Studies, Dehradun, June, 2011.
  • GKapur, CMMarkan, “Design to introduce on-chip tunability in microwave active inductor” National conference on Microwave, Antenna and Signal processing NCMASP, Greater Noida, pg.6-9, April 2011.
  • GKapur, CMMarkan, “Design of multiple outputs, wide ranged, on-chip voltage reference” ITEES 2011,National Conference on Innovative Technologies in Electrical and Electronics Systems, Salem, Tamil Nadu, pg.216-219, March, 2011.
  • GKapur, CMMarkan, “Design of square wave generator using floating-gate transistor”, proceeding of National Science Conference (NSC-2009), pg. 245-248, Sept. 2009

Professional Achievements:

  • Won best paper award in IEEE conference at MNNIT, Allahabad, April 2013.
  • Awarded Senior Research Fellowship from Council of Scientific Research and Development under subject Electronic Engineering.
  • IEEE Computer science society Travel Award 2012.
  • IEEE Solid State Circuit Society (SSCS) Travel Award 2011.
  • Got International Travel grant from Department of Science & Technology of Rs 1,10,000 to present two of my research papers in New Orleans, USA and Orlando, Florida, USA respectively in 2012.
  • Qualified GATE 2007, 2006 with 93.6 & 94.8 percentile respectively (Subject: ECE).
  • Scholarship from MHRD while M.Tech.

Technical Exposure:

Expertise in complete design flow of analog and digital Integrated circuit designing and testing using T-Spice, Cadence, Mentor graphic tools. Front-end tools (Xilinx ISE9.2i, Matlab), HDL (VHDL, Verilog) programming. Subjects of interest: Neuromorphic circuits, linear electronics, VLSI design technology, CMOS analog/digital circuit design technology, VLSI physical design automation, digital electronics, Microelectronics, etc.